Abstract-Techniques for removing the back substrate of SOI devices are described for both packaged devices and devices at the die level. The use of these techniques for microbeam, heavy-ion, and laser testing are illustrated.
. The XACTIX Xetch e1 Xenon Difluoride Etching System used to etch away the back silicon substrate.
and techniques that did not work as well will be described. Finally, we illustrate the usefulness of removing the back substrate for microbeam, heavy-ion, and laser SEU characterization.
II. GENERAL EXPERIMENTAL DETAILS
Prior to etching, the tops of the die were coated with either a thick non-conducting epoxy or a plastic material to give the etched devices structural integrity once the silicon substrates were removed. In all cases, the back substrates were removed down to the buried oxide using a XeF gaseous etchant, as was done in previous work [5] , [6] , [9] . XeF etching has been well known to the commercial IC industry for several years, as evidenced by the availability of commercial XeF etch tools. In this work, the silicon etch was performed using an XACTIX Xetch e1™ series XeF etch tool. A picture of the etch tool is shown in Fig. 1 . This tool uses vapor phase XeF to selectively 0018-9499/$31.00 © 2012 IEEE Fig. 2 . Residual contamination remaining on buried oxide after silicon substrate has been removed using a a XeF etch.
etch silicon compared to silicon dioxide [10] - [12] . The silicon etch rate was approximately 5 m per minute with a selectivity to the buried silicon dioxide of approximately 500:1. This silicon etch rate is load dependent and varies based on the sample size [10] . Prior to etching the silicon, it is important to remove any organics and oxide on the surface of the silicon. This can be done by using a reactive ion etch consisting of a 60 second oxygen to remove any organics on the surface clean followed by a 60 second oxide etch.
During the initial XeF etch process development cycle, it was found that a significant amount of residual contamination was being left behind on the buried oxide surface, as shown in Fig. 2 . Not surprisingly, the typical use of XeF etch tools is for wafers in a fabrication line. However, as detailed below, the techniques used here start with either packaged parts or die attached to PC boards and additional precautions must be taken. Fig. 3 shows the energy-dispersive x-ray spectroscopy (EDS) analysis for a contaminated area. The EDS spectrum was taken at 20 keV with a 1.4 nA beam current (a sufficient energy to see high Z elements). The analysis shows a high intensity gold signal in the EDS spectrum. It is likely that this gold came from exposed gold on the packages or PC boards (from the metal leads and traces). The gold byproducts of the etch are redeposited on the buried oxide of the ICs, leaving behind large areas of contamination. Note that EDS spectra taken in areas without the residual contamination (not shown) showed only a very small trace of gold. This gold contamination can be mitigated by covering all surface areas (except the areas to be etched) as much as practical with kapton tape. With the kapton tape, gold contamination was significantly reduced, but some residual material can still remain on the buried oxide surface after etching. The cause and nature of this residual material is presently not known, however based on initial test results it does not appear that this residual material is thick enough to affect laser, heavy-ion broadbeam, or microbeam characterization.
Another important issue is that the XeF etch tends to etch from the outside of the die to the center, as shown in Fig. 4 . Care must be taken to develop a XeF etch process with a high Si to SiO selectivity to ensure the etch does not go through the buried oxide at the edges of the die before all of the silicon substrate is removed from the center of the die. An example of an over etched die is shown in Fig. 5 . In this picture, the "HO" pattern is the active silicon islands that make up the memory cells in a 1-Mbit SRAM. Note that there should be a uniform pattern of "HO" across the entire photograph. The fact that part of the "HO" pattern is missing indicates that the XeF etch made it through the buried oxide and attacked the active silicon islands. While a high selectivity will reduce the possibility of the XeF etch making it through the buried oxide before all of the backside silicon is removed, one could also reduce this possibility by first thinning the backside substrate using other techniques (e.g., grinding or mechanical lapping) before trying to remove the remaining silicon with a XeF etch.
The devices used in this work were fabricated in Sandia's CMOS7 3.3-V partially-depleted 0.35-m radiation-hardened silicon-on-insulator (SOI) technology [13] . This technology is The technology has a gate oxide thickness of 7 nm. In addition, a single n-type polysilicon layer and up to five levels of AlCu metallization are used in the technology. This technology nominally uses n-channel BUSFET transistors [14] and a hardened shallow trench isolation process for total dose hardening. In a BUSFET transistor, the source regions extend only part way through the top silicon island. P-channel transistors use a conventional design with body ties at each end of the gate region. Lightly-doped polysilicon SEU feedback resistors are used to improve SEU immunity. Prior to etching, the back silicon substrate thickness is 675 m, the top silicon layer thickness (before device processing) is 270 nm, and the buried oxide thickness is 200 nm.
Several types of devices were used to evaluate the etching techniques, including both diodes and ICs. The diodes were specially designed large area diodes for charge collection studies. There are four diodes on a test die and each diode has an area of 600 600 m . Several different types of ICs were etched. They included a 1-Mbit SRAM and a shift register test structure consisting of 3000 D-flip-flops (DFF). Most of these ICs have relatively large areas. For example, the 1-Mbit SRAM has an area of 8.9 9.3 mm .
III. TECHNIQUES FOR PACKAGED DEVICES
Several combinations of packaging, grinding, polishing, and etching were explored for removing the back substrate. In one approach, devices were first mounted in ceramic DIP packages with the active area of the IC facing up. The top package cavity was filled with non-conducting epoxy, and then the backs of the packages were mechanically ground and polished to expose the back silicon substrates. Note that the grinding and polishing process also removes part of the package itself. For the DIP packages used in this work, approximately half of the package was removed by the grinding and polishing process. After exposing the back substrates, the back substrates were removed using the XeF etch. The etched packages were then soldered to PC boards.
In theory, this procedure should be ideal for preparing commercial ICs, including ball grid array ICs, for backside characterization. However, several problems were encountered with this procedure. Fig. 6 is a photograph of the back surface of an IC after mechanical grinding and polishing. After the mechanical grinding and polishing process used to expose the backside of the die, very thin microcracks were observed on the back substrates (Fig. 6) . No cracks were observed on die that had not been ground and polished. When the back substrates were removed by the XeF etch, it was found that the active silicon islands were removed. This could be the result of significant overetching along the cracks. Similar microcracks (or subsurface cracks) have been observed after grinding silicon wafers [15] , [16] . These cracks have been found to penetrate up to 20 m deep into the wafer [16] . It might be possible to remove these cracks by removing more silicon via polishing after the grinding process; however, modification to the grinding process can be made to reduce (or eliminate) the number and depth of Fig. 7 . Photograph of the diodes after removal of the back substrate using the mechanical grinding/polishing process. these subsurface cracks [16] . It was beyond the scope of this work to optimize the grinding process. Fig. 7 is a photograph of a section of the die after removal of the back substrate with the XeF etch. The photograph shows four diodes. Two of the diodes were functionally good with no apparent damage. These two diodes are the diodes on the left side of the photograph. The images of these diodes reveal very smooth surfaces, as should be observed if the silicon etch evenly removed the back substrate. The other two diodes on the right side of the photograph were non functional (open circuits). The images of these diodes reveal non-uniform patterns on the back surface indicating a very non-uniform etching process. A magnified image of a section of these diodes is given in Fig. 8 . This photograph reveals that overetching occurred along a microcrack, attacking the active silicon region of the diode. Top and bottom photographs of the PC board with the mechanically ground package attached and with the back silicon etched are displayed in Fig. 9 . The top photograph shows the packaged device soldered to a PC board, with the open cavity on top of the die filled with non-conducting epoxy. The bottom photograph shows the hole in the PC board to allow beam access for SEE characterization, and the back side of the die following grinding of the package and substrate removal with XeF . Another possible problem with this process is thermal stress during attachment of the thinned packages (approximately one-half their original thickness) to PC boards. The thermal stress could potentially cause cracking of the thinned substrates. This effect can be reduced by minimizing the temperature increase of the packages during soldering. 
IV. TECHNIQUES WHEN DIE ARE AVAILABLE
In another approach, we began with bare SOI die. The backs of the packages were first milled and then back-side polished die were epoxy bonded to the milled packages as shown in Fig. 10 . After that, the tops of the packages were again filled with nonconducting epoxy to maintain structural integrity after etching and the back substrates were then etched in XeF through the hole in the back of the package. The front and back sides of the package were covered with kapton tape to protect gold traces to minimize gold contamination of the etch chamber and redeposition on the die. These packages were then mounted on PC boards, which also had holes milled out to expose the back surfaces of the devices. This approach avoided problems with cracking associated with the grinding process. There were no apparent deleterious effects of this approach on the electrical performance of ICs, consistent with previous work [5] .
In a third approach, a PC board was designed with a pre-cut hole that exposes the backside of the die. The board was designed to be compatible with laser testing, heavy-ion broadbeam testing, and focused heavy ion microbeam testing. Of course, the PC board also had to fit in the etch chamber, as shown in Fig. 11 . Die were directly attached to the PC boards, wire bonded, and then encapsulated with non-conductive plastic material. The back of the substrates were then etched using XeF through the hole in the back of the PC board down to the buried Fig. 10 . Photograph of a package with a milled hole and a die attached. Kapton tape is used to cover all regions of the package before the XeF etch. Note that in this photograph the kapton tape that covered the gold package leads has already been removed. oxide. The front and backsides of the PC boards were covered with kapton tape to protect gold traces and to minimize gold contamination of the etch chamber and the die. As a final step, electrical connectors can then be attached to the PC board. Fig. 12 is a photograph of a finished PC board, with the inset showing the etched die from the backside. This process works very well when die are available. Fully functional, large area ICs can be etched in this manner.
V. APPLICATIONS
Removing the back substrate has proven to be extremely useful for backside SEE characterization using single-photon absorption (SPA) and two-photon absorption (TPA) laser techniques, and heavy-ion broadbeam characterizations of ICs [5] - [8] . For example, Fig. 13 is a plot of the heavy-ion SEU V from the front side with the substrate in place and from the backside with the substrate removed. Irradiations were performed at TAMU (After [7] ).
cross section for Sandia 1-Mbit SRAMs irradiated from the front side with the substrate in place (standard SEU characterization) and irradiated from the backside with the substrate removed [7] . The SRAMs were irradiated at the Texas A&M University heavy-ion cyclotron (TAMU). Different devices from the same lot were used for both the front and backside irradiations. The same ions and energies were used for the front and backside irradiations. The irradiations were performed at ion energies from 9.6 to 11.1 MeV/u. The LET values in Fig. 13 take into account the different overlayers in the beam for front versus backside irradiation. For clarity, data are plotted for only three of the eight blocks present in this SRAM. The highest LET examined with the substrate removed was MeV-cm /mg. At the higher cross sections where secondary ion effects are not important, there is good correlation for all three blocks. Thus, these data suggest that removing the back substrate does not have a significant impact on SEU cross section. Another example where removing the back substrate can be beneficial is in laser SEU characterization. For frontside exposures, the device overlayers can attenuate the laser beam for both SPA and TPA. This is especially a concern for highlyadvanced ICs that are fabricated with many layers of metals and other opaque materials over the active die. This can severely reduce the versatility of laser characterization from the frontside. SPA measurements can also be problematic from the backside due to laser beam attenuation in the back substrate. By removing the back substrate, both SPA and TPA laser measurements can be made from the backside. Fig. 14 is a comparison of TPA SEU measurements on Sandia 1-Mbit SRAMs with and without the back substrate removed [7] . Plotted are the heavy-ion threshold LETs ( ) versus the square of the laser pulse threshold energy for six of the 64-kbit blocks with different feedback resistors that make up the 1-Mbit Sandia SRAM. The heavy-ion data were taken at Brookhaven National Laboratory's Tandem van de Graaff using frontside irradiations. As shown in the figure, the square of laser pulse threshold energy varies linearly with the heavy-ion induced threshold LET. The line through the data points is the best fit to the data. (The fit was forced through the point at .) For the SRAMs with the substrate, and are related by (1) where is in units of nJ and LET is in units of MeV-cm /mg. For the SRAMs without the substrate, and are related by (2) Although laser pulse energy threshold squared varies linearly with ion threshold LET for SRAMs both with and without the substrate, considerably higher TPA laser pulse energies are required to generate upsets in SRAMs with substrates than in SRAMs without substrates. Work is in progress to understand the mechanisms for charge collection with and without the back substrate [7] .
We have also started to characterize ICs with the back substrate removed using Sandia's focused ion microbeam [8] . Fig. 15 is an example of a single-event upset map for a DFF chain taken using a 42-MeV Cu ion beam ( MeV-cm /mg) focused to a submicron spot size at Sandia's microbeam facility from the backside of the IC with the silicon subsrate removed. In this figure, the upset map from the microbeam is overlaid on the mask design image as viewed from the backside through the buried oxide. In the design image, metal 1 is shown in grey, polysilicon lines are shown in red, and the active silicon islands are outlined in white. Locations where upsets were observed are in yellow. A detailed description of the experimental setup and results can be found in [8] . For the energies available at this facility and for the overlayers used in this IC, the focused ion microbeam has limited usefulness for frontside irradiation because the ions do not have sufficient energy to penetrate the overlayers and to reach the device sensitive volumes. However, for backside characterization with the back substrate removed, the low energy of the ions is no longer an issue since the ions only have to penetrate a 200 nm buried oxide layer. In fact, the ion energy can be varied to readily vary the ion LET. In the past for frontside characterizations, the LET could only be changed by changing the ion species. Lowering the energy of the ion for frontside characterizations was not practical in many instances because the ion energy would be significantly attenuated by the device overlayers. Sensitive areas as determined by laser and microbeam measurements can now be compared without interference from device overlayers.
It should be noted that there are known instances where performing SEE characterizations from the backside are expected to give different results than frontside irradiation. An example is certain high-energy heavy-ion characterizations, where the effects of the generation of high LET secondary particles by nuclear interactions between heavy ions and the high-Z materials in the device overlayers will be considerably less for backside irradiations than for frontside irradiations [17] , [18] . For instances where these nuclear interactions are deemed to be important, frontside irradiations should still be performed. However, we note that in such cases, differences due to backside irradiation after substrate removal may provide additional insight into SEE mechanisms.
VI. SUMMARY
SEE characterizations from the backside with the back substrate removed offer numerous advantages for laser, heavy-ion broadbeam and heavy-ion microbeam measurements. We discuss several techniques for removing the back substrates of SOI devices and preparing them for SEE characterization. Techniques for removing the back substrates of packaged die and for cases where devices are available in die form are described. There are a number of processing issues that must be addressed to successfully remove the back substrates without adversely affecting the electrical characteristics of the devices. For cases where die are available, the die can be attached directly to PC boards that are designed to be compatible with a XeF etch chamber and microbeam, laser, and heavy-ion testing. We have illustrated the usefulness of these techniques for microbeam, heavy ion, and laser SEE characterization.
